

Recent Highlights From Cosylab

Mark Plesko

mark.plesko@cosylab.com

October 16th 2014

Your **TRUSTED** Control System Partner



It Began A Long Time Ago At A PCaPAC Workshop



COSYLAB

ANKA Control System Takes Control



IGOR VERSTOVSEK

J. Stefan Institute

igor.verstovsek@ijs.si

<http://kgb.ijs.si/KGB>

Presented at the PCaPAC
Workshop, 9.-12.10.2000









They certainly won't
get any business with
DOOCS



Mr. Barosso, just
sign here for a
Billion EUR
project...




And Somehow, They Did....

- 95 employees
- 70 „production“ FTEs effectively
- additional ~30 students in the pipeline
- Branches in the USA, Sweden, Japan and China



Customers From All Major Laboratories Worldwide

10



Turnkey Control System with TANGO: Build a Complete CS in 1.5 years!

- ❑ Cosylab integrates control system of the first Polish synchrotron lightsource facility



- Other examples of Cosylab Tango work
 - EPU-61 Undulator integration for MAX-IV
 - French Wind Tunnel Experiment
 - Onsite Tango training, basic and advanced




- ❑ Why it works:
 - Open-source frameworks vs. proprietary systems: different support systems
 - Cosylab is a long-time active member of TANGO community = guarantee for repeated results



Turnkey beamlines (EPICS and TANGO)

12



- Beamlines for Kurchatov (Russia) and INDUS (India) in 2012 via FMB Oxford
- PMAC motion controller (Delta Tau), motor record
- Pre-fabricated software components (cheaper cost)
- Most work with configuration, integration and testing

Your **TRUSTED** Control System Partner



FMB Oxford

Core System Packaging For ITER and ESS

13



- Packaging infrastructure:
 - builds and packages CCS components to provide **CCS distribution**
 - builds and packages I&C projects developed by plant system **I&C suppliers**
 - coherent RHEL RPM based packaging compliant with **CODAC** and **RHEL standards**
 - easy to use interface (*mvn package does it all*)
 - supports multiple CCS version installation with version switching
- Build integration infrastructure:
 - dependency and configuration management for CI **Jenkins** jobs
 - automated deployment on distribution server (**RHN Satellite Server**)



Make NI Cards Useable in Linux



- Native Linux drivers for Data Acquisition and time&synchronization devices (PXI-6882, PXI-6259, PXI-6528, PCIe-6368, PCI-1588)
- Linux versions >2.6.20, including pre-emptive RT patch support
- Complete support of hardware capabilities
 - Initialization
 - Configuration through registers
 - Data exchange using interrupts and/or DMA
 - Health monitoring
- Interaction with drivers through C API and EPICS
- Heavily tested in Lab and real environment



Alliance
Partner

Control System Partner






COSYLAB

ESS BCM:

- Beam current measurement with a ACCT transformer.
- Triggers and clock from timing system.
- Process data between pulses.


- Implemented on Struck SIS8300 fast digitizer with SIS8900 RTM.
- Integrated into EPICS using NDS.
- Firmware modifications in FPGA** to allow differential current measurements.



MedAustron: Timing System




COSYLAB



- REDNET = real-time event and data network
- requirement analysis,
- architecture design
- development, testing...


MedAustron: Timing System



- REDNET = real-time event and data network
- requirement analysis,
- architecture design
- development, testing...

Dose delivery system: 4x more effort than just programming

18



Development, Production & Testing



- Synchronous control of 300 different power supplies; static and waveform




HOW TO MANAGE ALL THOSE PROJECTS?

Your **TRUSTED** Control System Partner




Top Level Engineering Process for Full Scale, Turnkey CS



Let's talk dimensions



integration know-how



Let's talk dimensions



integration know-how




Let's talk dimensions



integration know-how



All requirements must be met




	Comp#1	Comp#2	Comp#3
Test Case #1	x		
Test Case #2		x	
Test Case #3		x	x
Test Case #4			x

Every component of the system must be there for a reason

- Prevent over-engineering
- Reduce maintenance and upgrade

	Req#1	Req#2
Comp#1	x	x
Comp#2		x
Comp#3	x	
Comp#4		



Traceability matrix




COSYLAB

Source: Requirements Model	...	Type: <All>	Link Type: Realization	Profile:
Target: Technical Specifications	...	Type: <All>	Direction: Both	Refresh Options
On board peripherals:#R16		Specific materials.:FS-DT-SM#		
On board peripherals:#R17		Specific materials.:FS-DT-SM#		
On board peripherals:#R18		Specific materials.:FS-DT-SM#		
On board peripherals:#R19		Specific materials.:FS-DT-SM#		
On board peripherals:#R20		Specific signals.:FS-FG-SS#01		
On board peripherals:#R21		Specific signals.:FS-FG-SS#02		
On board peripherals:#R22		Specific signals.:FS-FG-SS#03		
On board peripherals:#R23		Specific signals.:FS-FG-SS#04		
On board peripherals:#R24		Specific signals.:FS-FG-SS#05		
On board peripherals:#R25		Specific signals.:FS-FG-SS#06		
On board peripherals:#R26		Specific signals.:FS-FG-SS#07		
On board peripherals:#R27		SPI interface.:FS-FG-C#04		
On board peripherals:#R28		SPI interface.:FS-FG-C#05		
On board peripherals:#R29		SPI module.:FS-FG-FPGA#11		
On board peripherals:#R30		SPI module.:FS-FG-FPGA#12		
On board peripherals:#R31		Storage conditions.:FS-DT-ET#		
On board peripherals:#R32		Storage conditions.:FS-DT-ET#		
On board peripherals:#R79		Storage conditions.:FS-DT-ET#		
		Technical Specifications.:Aper		
		Technical Specifications.:Aper		
		Technical Specifications.:Design		
		Technical Specifications.:Functi		
		Technical Specifications.:Introdi		
		Technical Specifications.:Purpo		
		Temperature measurement.:FS		
		Testability.:FS-DT-T#01		
		Testability.:FS-DT-T#02		
		Visual signalling.:FS-FG-VS#01		
		Working conditions.:FS-DT-ET#		
		Working conditions.:FS-DT-ET#		
		Working conditions.:FS-DT-ET#		


Risks must be identified and mitigated

- Certain device risks can result from faults
- Take appropriate actions to minimize the risks
- Verify that taken actions minimize the risks




Risks must be identified and mitigated

- Certain device risks can result from faults
- Take appropriate actions to minimize the risks
- Verify that taken actions minimize the risks



Risks must be identified and mitigated


- Certain device risks can result from faults
- Take appropriate actions to minimize the risks
- Verify that taken actions minimize the risks



Risks must be identified and mitigated

31

- Certain device risks can result from faults
- Take appropriate actions to minimize the risks
- Verify that taken actions minimize the risks



DFMEA Design Failure Mode and Effects Analysis



- Key functions of the design are inspected
- Primary potential failures and causes of each failure are identified
- Actions are taken to reduce final risk

ID	Potential Failure Mode	Potential effect(s)	S	Potential cause(s) of failure	O	Detection Method / Current Design Controls	D	RPN	Initial Risk	Recommended action(s)	Responsibility	Action Taken	Completion Date	Final S	Final O	Final D	Final RPN	Final Risk
Identification number for each Failure Mode	How failure may occur?	Potential consequence of the failure	Initial Severity (1-5)	Functional root cause of the listed Failure Mode	Initial Occurrence (1-5)	Planned method for detecting or limiting a failure	Initial Detectability (5-1)	Initial Risk Priority Number (S x O x D)	Initial Risk Level: Minor, Moderate, Major	Action(s) to reduce severity, occurrence, detection	Responsible person or area	Description or doc reference	Date of completion	Final Severity (1-5)	Final Occurrence (1-5)	Final Detectability (5-1)	Final Risk Priority Number (S x O x D)	Final Risk Level: Minor, Moderate, Major
section 1: CAN Interface																		
1.1	Unable to communicate with Section Controller board	Instrument unable to complete current analytical test or test not started.	3	CAN transceiver chip failure due to ESD	2	Supervisor Board is designed in order to be mounted into an instrument which has to be compliant with EN61000-4-2	4	24	Minor	1. Add CDA4C20GTAESD protection diodes 2.CAN Interrupt for BUS Error Management (Supervisor FW)	1. Supervisor HW - Cosylab design team 2.FW Supervisor - bMx design team	TBD	TBD	3	2	1	6	Minor
1.2	Unable to communicate with Section Controller board	Instrument unable to complete current analytical test or test not started.	3	CAN connector failure	3	Connector suitable for the number of disconnection/connection cycles expected in instrument life.	5	45	Moderate	1.FW communication control between Supervisor and Section Controller Boards	1.FW Supervisor - bMx design team	TBD	TBD	3	3	1	9	Minor
1.3	Unable to communicate with Section Controller board	Instrument unable to complete current analytical test or test not started.	3	CAN connector pulled out	3	None at the PCB level	5	45	Moderate	1.FW communication control between Supervisor and Section Controller Boards	1.FW Supervisor - bMx design team	TBD	TBD	3	3	1	9	Minor
1.4	Data errors on received data	Incorrect results	4	CAN lines are not properly terminated	4	CAN bus exhibits HW data integrity	2	32	Minor	1.CAN Interrupt for BUS Error Management (Supervisor FW)	1.FW Supervisor - bMx design team	TBD	TBD	4	4	1	16	Minor
section 2: SPI 1 Interface																		

Before the start of a project

Proposal

Open a project

Active project supervision

Support

Closing a project

WBS

WBS #	Task	Effort [min]	Subtask effort [min]	Comment	Effort [%]	Start	End	2011 Q3	2011 Q4	2012 Q1	2012 Q2	2012 Q3	2012 Q4	2013 Q1	2013 Q2	2013 Q3	2013 Q4	2014 Q1	2014 Q2	2014 Q3	2014 Q4	
1	Specifications & Design	17			9%	29.03.12	02.04.12															
1.1	A One person to GSI to get requirements		3	go on site and get the specs, cover the scope of SW support, define interfaces		29.3.12	02.04.12															
1.2	A Write up specifications, SW		3	defining HW issues: different encoders, 200m cables, mechanics precision, required interfacing		4.4.12	08.04.12															
1.3	A Write up specifications, HW		3	Tender specifications, customer and third party documentation		8.4.12	10.04.12															
1.4	A Understanding specifications and studying		5	Presentation of aquired specs and proposed solution. GSI accepts the proposed solution		4.4.12	10.04.12															
1.5	A Present document at GSI, discussions		3			12.4.12	16.04.12															
2	Final Design Review	5			3%	17.04.12	23.04.12															
2.1	B Final Design Review		5	Visit		17.4.12	23.04.12															
3	EPICS GUI	8			3%	25.04.12	26.04.12															
3.1	C Scanning		2	All scanning GUI		25.4.12	25.04.12															
3.2	C Scanning		2	All scanning GUI		26.4.12	29.04.12															
3.3	C Scanning		2	All scanning GUI		27.4.12	30.04.12															
4	EPICS database	15			8%	15.06.12	21.06.12															
4.1	C DCM		5	standard motors, incl. energy move		15.6.12	21.06.12															
4.2	C DCM		5	standard motors, incl. energy move		15.6.12	21.06.12															
4.3	C DCM		5	standard motors, incl. energy move		15.6.12	21.06.12															
5	EPICS drivers / device support	9			5%	23.06.12	28.06.12															
5.1	C Modbus/TCP PLC		2	Testing the ASP provided driver		24.6.12	25.06.12															
5.2	C Modbus/TCP PLC		2	Testing the ASP provided driver		24.6.12	25.06.12															
5.3	C Piezo Jena serial interface		5	Very few parameters need to be controlled		23.6.12	28.06.12															
6	PMAC work	10			5%	25.06.12	01.07.12															
6.1	C PMAC axes configuration		5	This work may well be best done at OD or at CSL when all different motors are available		25.6.12	01.07.12															
6.2	C PMAC axes configuration		5	This work may well be best done at OD or at CSL when all different motors are available		25.6.12	01.07.12															
7	Configuration Management / IT tasks	6			3%	30.06.12	03.07.12															
7.1	D Establish a full build environment		3	For OLSMX we got it from DLS done!		30.6.12	03.07.12															
7.2	D Establish a full build environment		3	For OLSMX we got it from DLS done!		30.6.12	03.07.12															
8	QA: Testing and installations	19		should be at least 10%	10%	06.06.12	26.06.12															
8.1	E Establishment of a test stand		8	Lots of different hardware, shipments, packing, electrical connections		8.6.12	17.06.12															
8.2	G Bug fixing and support after acceptance		11	Bug fixing, problem solving and telephone/e-mail support after acceptance		12.6.12	25.06.12															
9	On-site work	40			21%	22.06.12	08.08.12															
9.1	F Integration tests in Oxford (FAT)		20	4 man weeks		22.06.12	19.07.12															
9.2	G Testing and acceptance test at ASP (SAT)		20	5 man weeks		12.07.12	06.08.12															
10	Documentation	19			10%	23.06.12	10.07.12															
10.1	E GUI User Manuals		8			23.6.12	03.07.12															
10.2	E Installation Manual		3			24.6.12	25.06.12															
10.3	E Technical Documentation		8			30.6.12	10.07.12															
11	Management	19		should be at least 10%	10%	28.03.12	17.04.12															
11.1	X Project plan		12			29.3.12	08.03.12															
11.2	X Administration overhead		7	Statements included		17.4.12	08.04.12															

Docs Are Part Of The Project Plan!



2. Documents

N: the document is not applicable for a type of project.

O: the document may apply for the type of project, but is not required to be provided. If it is not provided, no explanation is necessary.

A: the document is advised for the type of project. If it is omitted, an explanation needs to be provided.

R: the document is required for the type of project. It may not be omitted.

Document type		Link to project document:	templates:
Offer	A		https://internal.cosylab.com/svn/ss/finance/CSLO/Templates/eng_CSL_(customer)_(subject)_OFR_YY_NN.doc
Order or contract	R		Order from customer: SVN link to order or proposal ticket with order link or ticket number with verbal yes from customer this document
Project table / Cost breakdown	R		this document or project members table in project editor
Project table / Team and resources	R		this document or SVN location where project table is provided
Project table / Documentation overview	R		this document or SVN location where risk analysis is provided
Project table / Risk management plan	A		https://internal.cosylab.com/svn/acc/QA/Templates/DFMEA_risk_template.xlsx
DFMEA	R		
Project proposal	N		location in SVN or RT ticket where requirements are stored
Customer requirements	A		RT ticket with requirements or requirements document: https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-RSP_project_name.docx
Requirements specification	R		RT ticket where review of requirements is done
Requirements review record	R		RT ticket where this is specified
Change request	R		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-DES_project_name.docx
Architecture specification	R		RT ticket where review of requirements is done
Architecture review record	R		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-DES_project_name.docx
Detailed design	A		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-DES_project_name.docx
Test plan	R		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-TPL_project_name.docx
Design review record	R		RT ticket or https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-DRW_project_name.docx
Development plan	R		https://internal.cosylab.com/svn/acc/QA/Templates/T-CSL_Development_plan.docx
Code review report	R		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-CRV-Code_Review_Template.xls
User's documentation (User's manual; Reference manual; Tutorial; Developer's manual; Installation guide; Operator's manual)	A		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-MAN_project_name.docx
Test report	R		Document that can either be the output of the test plan or separate document prepared for testing
Post Mortem Report	R		https://internal.cosylab.com/svn/acc/QA/Templates/CSL_Post_Mortem.ppt
Site acceptance test report	A		validation from customer / signed test report or separate document provided by customer test report from
Validation record	R		validation from customer / signed test report or separate document provided by customer test report from
Released product	R		RT ticket where review of requirements is done
Release notes	R		https://internal.cosylab.com/svn/acc/TEMPLATE/trunk/doc/T-RB_project_name.docx
Maintenance plan	R		https://internal.cosylab.com/svn/acc/QA/Templates/Maintenance%20plan.docx

Project structure - planning the project

#80855: ITER: WO29 Drivers

[LastEntry](#) · [Progress](#) · [Parent Time](#) · [Gantt](#) · [ProjectReport](#)
[Open](#) · [Steal](#) · [...](#) [Reply](#) · [Resolve](#) · [Meeting tim](#)

X Ticket metadata

X The Basics

Id: 80855
Status: new
Priority: 15
Queue: ACC-ITER-WO29_Drivers

X Custom Fields

Ticket Type: (no value)
Feedback: (no value)
Severity: (no value)
ProcessType: (no value)

X People

Owner: [redacted]@cosylab.com>
Requestors: [redacted]@cosylab.com>
Cc: [redacted]
Project Manager: [redacted]@cosylab.com>

X Dates

Created: 2012-07-19
Starts: 2012-07-16
Started: Not set
Last Contact: 2013-03-27
Due: 2013-01-31
Closed: Not set
Updated: 2013-03-29 by [redacted]

X Links

Depends on:

Depended on by:

Hierarchy:

80855: ITER Master ticket () [new]

- 80856: Management** () [resolved]
- 80857: Bugfixing** () [resolved]
- 80858: System Integration** () [resolved]
- 80859: Documentation** () [resolved]
- 80860: QA** () [resolved]

Contract task: cut the project in subprojects

Refers to:

80677: ITER: WO29 Drivers () [resolved]

Your **TRUSTED** Control System Partner

X Links

Depends on:

Depended on by:

Hierarchy:

80855: ITER: WO29 Drivers (kvc)

- ⊕ **80856: Management (kvc)** [resolved]
 - 79523: Ideas for future driver WOs (kvc) [resolved]
 - 81578: Miscellaneous (kvc) [resolved]
 - 81608: Driver team road-trip to ITER (kvc) [resolved]
 - ⊖ **81771: Correspondence with NI (kvc)** [resolved]
 - 81772: PTP stuff (kvc) [resolved]
 - 81876: Project planning (kvc) [resolved]
 - ⊖ **82049: Presentations (kvc)** [resolved]
 - 82050: 2012-08-28 PTP synchronization (kvc) [resolved]
 - ⊖ **82055: Team meetings (kvc)** [resolved]
 - 82056: 2012-08-30 (kvc) [resolved]
 - 82565: 2012-09-17 (kvc) [resolved]
 - 83273: 2012-10-08 (kvc) [resolved]
 - 84206: 2012-11-14 (kvc) [resolved]
 - 84391: 2012-11-20 (kvc) [resolved]
 - 84609: 2012-11-28 (kvc) [resolved]
 - 87303: 2013-02-07: Preparing for SCCB (kvc) [resolved]
 - ⊖ **83050: Monthly reports (kvc)** [resolved]
 - 83051: WO29 monthly report - August 2012 (kvc) [resolved]
 - 83948: WO29 monthly report - October 2012 (kvc) [resolved]
 - 84794: WO29 monthly report - November 2012 (kvc) [resolved]
 - 86355: WO29 monthly report - December 2012 (kvc) [resolved]
 - 87421: WO29 monthly report - Januar 2013 (kvc) [resolved]
 - ⊕ **83536: Setup new KVM into test rack room 106 (kvc)** [resolved]
 - ⊕ **84370: Customer meetings (kvc)** [resolved]
 - ⊕ **87778: Post Mortem (kvc)** [resolved]
 - ⊕ **88863: Post Mortem (kvc)** [resolved]
 - ⊕ **80857: Bugfixing (kvc)** [resolved]
 - ⊕ **80858: New features (kvc)** [resolved]
 - ⊕ **80859: Documentation (kvc)** [resolved]
 - ⊕ **80860: QA (kvc)** [resolved]

- Only the 1st and 2nd level are planned
- The rest ist left to the project leader

Child tickets: work orders

37 Ticket – work order



#81170: Bug 3183 - M Series - GenerateWaveformOneChannel with Strange behaviour.

LastEntry · Progress · Parent Time · Gantt · ProjectReport

Open · Steal · Reply · Create new child ticket · Duplicate · Meeting tim

X Ticket metadata

X The Basics

Id: 81170
Status: resolved
Estimated: 70 hours (4200 min)
Worked: 70 hours (4200 min)
Priority: 0
Queue: ACC-ITER-WO29_Drivers

X Custom Fields

Ticket Type: (no value)
Feedback: (no value)
Severity: (no value)
ProcessType: (no value)

X Attachments

- bug3184-1chan-f-fixed (2).bmp (146.3k) by [redacted] 2012-11-23
- PXI6259 AO Bugz.zip (81.5k) by [redacted] 2012-10-18
- bug3183-2-1chan-f-fixed.bmp (146.3k) by [redacted] 2012-11-26
- bug3184-1chan-f-faulty (2).bmp (146.3k) by [redacted] 2012-11-23
- ni6259-typo.patch (814b) by [redacted] 2012-08-17
- bug3183-2-1chan-f-fixed(old).bmp (146.3k) by [redacted] 2012-11-26
- bug3183-3184.patch (14.5k) by [redacted] 2012-11-21
- bug3183-2.c.patch (2.5k) by [redacted] 2012-11-26

X People

Owner: [redacted] <cosylab.com>
Requestors: [redacted] <k@cosylab.com>
Cc:
Project Manager: [redacted] <cosylab.com>

X Dates

Created: 2012-07-31
Starts: 2012-07-31
Started: 2012-07-31
Last Contact: 2012-12-14
Due: 2012-10-31
Closed: 2012-12-14
Updated: 2013-03-22 by [redacted]

X Links

Depends on:

Depended on by:

Hierarchy:

80855: ITER: WO29 Drivers ([redacted]) [new]

80857: Bugfixing (k [redacted]) [resolved]

81170: Bug 3183 - M Series - GenerateWaveformOneChannel with Strange behaviour. ([redacted]) [resolved]

Refers to:

Referred to by:

38 Ticket – work order



#	2012-11-14 13:04:00	- Correspondence added		[Reply]	Download (untitled) [text/plain 264b]
		Back to 2182 specific problem.			
		The problem in 2182 is the following:			
		User starts AD and then immediately stops AD and that breaks current DMA transfer (filling only part of readout FIFO). When user finishes reading samples which are present on the output due to original samples still being present in on-board FIFO. One of the solutions is to explicitly clear AD FIFO buffer, but that might cause additional problems down the road (e.g. when someone wants retain the samples in FIFO buffer between startstops). An alternative is that we do not allow the user to break DMA transfer by returning EDISKY while the transfer is in progress (>10ms). The problem is how to figure out whether the DMA transfer is in progress.			
		Will discuss this options with jgolob tomorrow...			
#	2012-11-19 14:07:00	- Correspondence added	1580 min	[Reply]	Download (untitled) [text/plain 264b]
		We are finally making some progress with RD6259 bugs (after a few review sessions with jgolob, and after careful review of register traces). This is what I found now:			
		x 1. vec kanalni AD. He dešte se samo ce dodes extra kanal. E.g.			
		The problem is, with trigger frequency according to test-kernel specification, we should be able to output 20 samples/s when using 2 channels, but we can not. It only works up to ca. 1.8 samples/s. Since this is not directly related to 2182 I have stopped investigating why.			
		x 2. inconsistent/nepredidljivnost kriterijev startAD() in stopAD().			
		> behaviour: x config x writeAD x startAD() -> signal(k) x sleep(1) x stopAD() x startAD() -> isti signal(k) (as expected) x config x writeAD x startAD() -> signal(k) x usleep(400) x stopAD() x startAD() -> signal(k) = k(k). Following HIGHLEVEL buffer update we x da bude ga del duplicit x (sig) increment!			
		This is the actual DDCD bug. Within the scope of this bug slot of DMA code was changed so that it now works as expected. We now start the DMA transfer as soon as we have the samples in kernel buffer and not only after startAD was called. Furthermore when calling startAD with FIFO refresh=0 it will be ensured that DMA transfer has finished.			
		x 3. Start DMA blaze mora vratiti pred Start AD			
		x Ker se dma prece caseno sele ko likemo StartAD pride do (zomoto)			
		x nizkovelicna signalizacija			
		x -> FIFO na koncu je na zacetku prazen (ker se start DMA klice sele x ko likemo StartAD)			
		x -> AD je konfiguriran v FIFO refresh=0 (torej se bodo asampl x prenemali z repetition bitom na koncu x v rezultatu na lastnosti).			
#	2012-11-30 15:19:29	- Correspondence added		35 min	[Reply]
		Edits to sources			Download (untitled) [text/plain 16b]
#	2012-11-30 15:32:20	- Correspondence added		40 min	[Reply]
		t for reviews.			Download (untitled) [text/plain 14b]
#	2012-12-14 11:18:45	- Correspondence added			[Reply]
		Resolving.			Download (untitled) [text/plain 10b]
#	2012-12-14 11:18:45	- Correspondence added			[Reply]
		ic - Status changed from 'open' to 'resolved'			Download (untitled) [text/plain 146b]
					Download (2012-12-14 11:18:45.log) [log] [logfile 146b]
					Download (2012-12-14 11:18:45.log) [log] [logfile 146b]

Control the status of project

Planned vs. Spent time?

1.1. Time

Project budget


Project size: 17.81 md : 3.56 mw : 0.89 mm

Time spent: 9.21 md : 1.84 mw : 0.46 mm (51%)

Time spent (4420/8550)




Estimated time to finish: 2.06 md : 0.41 mw : 0.10 mm




Work load

Project Workload Chart (LF)



Spent time


Planning For All Developers in Teams



Group plan (“helicopter view” of team plans)

Group plan (“helicopter view” of team plans)


COO plan (resource utilization)



Time reported & planned / FYs (CSL)



note: FY'14 isn't finished yet



Analyse overhead + internal work by group, team and individual person

TC	dedic	Value	TC	dedic	Value	TC	dedic	Value	TC	dedic	Value	TC	dedic	Value
Row Labels		Sum of TimeWorked[h] Sum of by developer	Row Labels		Sum of TimeWorked[h] Sum of by developer	Row Labels		Sum of TimeWorked[h] Sum of by developer	Row Labels		Sum of TimeWorked[h] Sum of by developer	Row Labels		Sum of TimeWorked[h] Sum of by developer
gculk		117.9 72.3%	dperusko		18.4 8.9%	mlevicnik		34.3 24.0%	ishepnev		5h.2 2h.4%	ishepnev		5h.2 2h.4%
ACC-div_Cosylab_China_F	11.4	7.0%	ACC-div_Education_2013	6.1	3.7%	ACC-div_Education_2013	2.8	1.5%	ACC-div_Board_2012	0.2	0.1%	ACC-div_Education_2013	18	7.7%
ACC-div_Education_2013	1.8	1.1%	ACC-div_GL-2013	0.5	0.2%	ACC-div_GL-2013	0.5	0.2%	ACC-div_Education_2013	10.5	5.0%	ACC-div_Education_2013	10.5	5.0%
ACC-div_Overhead_2013	10.3	6.3%	ACC-div_Overhead_2013	15.1	7.3%	ACC-div_HRM_2013	1.1	0.6%	ACC-div_HRM_2013	0.8	0.4%	ACC-div_HRM_2013	0.8	0.4%
ACC-div_RP_KC_OpComm	24.9	15.3%	ACC-div_Overhead_2013	25.8	14.0%	ACC-div_HRM_2013	1.4	0.8%	ACC-div_HRM_2013	1.1	0.6%	ACC-div_HRM_2013	1.1	0.6%
ACC-div_RP_KC_STV	3.2	2.0%	ACC-div_Sales_2013	0.5	0.3%	ACC-div_Overhead_2013	20.9	12.3%	ACC-div_HRM_2013	0.4	0.2%	ACC-div_HRM_2013	0.4	0.2%
ACC-div_Sales_2013	60.2	36.9%	ACC-div_Sales_2013	30.6	19.3%	ACC-div_Overhead_2013	10.6	6.7%	ACC-div_MicroIOC_2012	1.8	1.3%	ACC-div_Overhead_2013	6.6	4.0%
jdedic	146.4	77.1%	gjigan	10.7	6.4%	ACC-div_QA_2013	0.3	0.2%	ACC-div_Overhead_2013	2.1	1.3%	ACC-div_QA_2013	11.3	7.9%
ACC-div-Cosylab_China_F	1.5	0.8%	ACC-div_GL-2013	7.8	4.9%	ACC-div_Overhead_2013	3.9	2.8%	ACC-div_RP_CO_BIK_2012	0.4	0.3%	ACC-div_Sales_2013	0.7	0.5%
ACC div Education_2013	3.3	1.7%	ACC div HRM_2013	0.8	0.5%	ACC div Overhead_2013	11	6.5%	ACC div HW_2012	0.7	0.7%	ACC div Sales_2013	0.7	0.7%
ACC div GL-2013	36.2	19.1%	ACC div Overhead_2013	1.2	0.8%	ACC div QA_2013	1.2	0.7%	msitar			msitar		
ACC div HRM_2013	4.9	2.6%	ACC div Education_2013	1.5	0.9%	ACC div Overhead_2013	1.5	1.0%	ishepnev	0	0%	ishepnev	0	0%
ACC div MNG_2013	63	33.2%	ACC div GL-2013	2.2	1.3%	ACC div GL-2013	17.3	10.2%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Overhead 2013	7.5	4.0%	ACC div HRM_2013	3.5	2.0%	ACC div Overhead_2013	17.2	10.2%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div QA_2013	2	1.1%	ACC div Overhead_2013	11	6.5%	ACC div QA_2013	1.1	0.7%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Sales_2013	26.8	14.1%	ACC div Education_2013	1.2	0.7%	ACC div QA_2013	1.2	0.7%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Tavta_PHD	1.2	0.6%	ACC div Education_2013	1.5	0.9%	ACC div Overhead_2013	1.5	1.0%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
rtavcar	131.8	92.3%	ACC div GL-2013	2.2	1.3%	ACC div Overhead_2013	1.5	1.0%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Cosylab_China_F	32.6	22.8%	ACC div HRM_2013	3.5	2.0%	ACC div Overhead_2013	17.2	10.2%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Education_2013	3.9	2.7%	ACC div Overhead_2013	11	6.5%	ACC div QA_2013	1.1	0.7%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div GL-2013	1.5	1.1%	ACC div Education_2013	1.2	0.7%	ACC div Sales_2013	1.1	0.7%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div HRM_2013	10	7.0%	ACC div GL-2013	1.8	1.1%	ACC div Sales_2013	1.1	0.7%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Overhead 2013	18.6	13.0%	ACC div HRM_2013	16.8	10.0%	ACC div Overhead_2013	16.8	10.0%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Sales_2013	3	2.1%	ACC div Overhead_2013	5.7	3.5%	ACC div Overhead_2013	5.7	3.5%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div Tavta_PHD	40.3	28.2%	ACC div White_Rabbit_Eval	59.6	35.1%	ACC div White_Rabbit_Eval	59.6	35.1%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
ACC div White_Rabbit_Ev	21.9	15.3%	ACC div Cosylab_China_Push_SINAP_Collab	52.8	31.1%	ACC div Cosylab_China_Push_SINAP_Collab	52.8	31.1%	ishepnev	5h.2	2h.4%	ishepnev	5h.2	2h.4%
			ACC div Education_2013	2.8	1.6%	ACC div Education_2013	2.8	1.6%	ACC div Education_2013	18	7.7%	ishepnev	5h.2	2h.4%
			ACC div GL-2013	1.5	0.9%	ACC div GL-2013	1.5	0.9%	ACC div GL-2013	10.5	5.0%	ishepnev	5h.2	2h.4%
			ACC div Overhead_2013	2.5	1.5%	ACC div Overhead_2013	2.5	1.5%	ACC div Overhead_2013	12.5	5.7%	ishepnev	5h.2	2h.4%
												stuma		34.3 19.1%
												ACC div Education_2013	15.8	8.8%
												ACC div GL-2013	0.5	0.3%
												ACC div Overhead_2013	18	10.0%

Salary aligned with performance





- Award pot that will be distributed on yearly basis is 200k (~15% of paid out profit).
- The longer you are at Cosylab, the more you will get
- Awards paid out quarterly, with increasing importance towards the end
 - 2013 Q3: 20% of allocated
 - 2013 Q4: 30% of allocated
 - 2014 Q1: 50% of allocated
- TC and management salaries
 - TC addition – 30% of monthly addition
 - 30% of base salary for management pay

Years at CSL	Bonus paid with salary of		
	October 2013	January 2013	April 2014
< 0,5	0	0	0
0,5	145	218	364
1	218	327	545
2	291	436	727
3	364	545	909
4	436	655	1091
5	509	764	1273
6	545	818	1364
7	582	873	1455
8	618	927	1545
9	655	982	1636
10	691	1036	1727
11	727	1091	1818
12+	727	1091	1818

But at least, aknowledge and praise their effort:

44



Your **TRUST**

Conclusion



- ❑ Project management excellence doesn't come over night
- ❑ We have the tools and skills for the control system development
 - setting standards how to do development
 - integrating numerous devices
 - responsible for accepting work from other co-suppliers (as CS developers, we understand operation of the entire machine)
- ❑ adapting internal processes (ISO 9001) to customer needs: requirements and risk management
- ❑ Not just planning, but skillful supervision in the course of the project
- ❑ We see early warnings sooner than anyone else

Thank you!

Mark Plesko

mark.plesko@cosylab.com

Your **TRUSTED** Control System Partner

