

TestBed -- Automated Hardware-in-the-Loop Test Framework

COSYLAB


pavel.maslov@cosylab.com

Your **TRUSTED** Control System Partner



- ❑ Control system updates (>3 times/year)
- ❑ DAQ hardware tests:
 - manual (+ precise; - slow, infrequent)
 - automatic (+ fast, repetitive, liberating human resources)

- ❑ TestBed chassis is attached to System Under Test




- ❑ TestBed is running SL 6.3 and CODAC 4.1

- ❑ The software part consists of 3 tiers:
 - Software that provides the desired functionality of a DAQ board:
 - C executables
 - EPICS device support (NDS driver + IOC)
 - *LabVIEW interface*
 - Python bindings in the form of a class
 - Automatic test cases written by the test-plan engineer

- ❑ The NI-PXI6259 functionality supported in TestBed:
 - Device reset
 - Digital input/output (static) on a desired line
 - DIO diagnostics: port mask and lines state
 - Configuration of the DIO port mask
 - Analog input/output (static) on a desired channel
 - Analog input (waveform) on a trigger
 - Analog output (waveform – sine/saw/square/file) on a trigger

Python class diagram:




Implementations



- ❑ C executables
 - Uses NI PXI-6259 Linux Device Driver (Cosylab)
- ❑ EPICS device support
 - Asyn based
 - NDS based
- ❑ *LabVIEW*
 - *NI-DAQmx driver supports the full functionality*
 - *start an IOC in LabVIEW (using CA Lab by BESSY)*

Test scenarios

- ❑ Generate on TB, acquire on SUT, check
- ❑ Generate on SUT, acquire on TB, check
- ❑ Generate on SUT, acquire on SUT



```
8 class TestNI6259(UnitTestBed):
9     # create SUT and Testbed
10    TB = testbed()
11    SUT = sut()
12
13    @classmethod
14    def setUpClass(self):
15        # setup SUT
16        self.SUT.server = "10.5.3.93"
17        self.SUT.username = "bled"
18        # setup TESTBED
19        self.TB.server = "10.5.3.175"
20        self.TB.username = "codac-dev"
21
22    def setUp(self):
23        self.TB.resetDevice()
24        self.SUT.resetDevice()
25
26        '''TESTING aio (static)'''
27    def test_aio_static(self):
28
29
30
31
32
33
34
35
36        '''TESTING dio (static)'''
37    def test_dio_static(self):
38
39
40
41
42
43
44
45
46        '''TESTING aio (waveform)'''
47    def test_aio_wf(self):
48
49
50
51
52
53
54
55
56
57
58    @classmethod
59    def tearDownClass(self):
60        self.TB.resetDevice()
61        self.SUT.resetDevice()
62        del self.TB
63        del self.SUT
64
65
66
67
68
69
70
71
72
73
```

```
26     '''TESTING aio (static)'''
27     def test_aio_static(self):
28         # generate constant voltage on the TB, aol
29         Vreq = random.uniform(-10,10)
30         self.TB.analogOutputStatic(1,Vreq)
31         # acquire voltage on the SUT, ai0
32         Vact = self.SUT.analogInputStatic(0)
33         # compare the results
34         self.assertAlmostEqual(Vact,Vreq,1)
35
```

```
36     '''TESTING dio (static)'''
37     def test_dio_static(self):
38         # set do0 on the TB to a random state
39         STreq = random.randint(0,1)
40         self.TB.digitalOutput(0,STreq)
41         # get di32 on the SUT
42         STact = self.SUT.digitalInput(33)
43         # compare the results
44         self.assertEqual(STreq,STact)
45
```

```
46 '''TESTING aio (waveform)'''
47 def test_aio_wf(self):
48     sample_rate = 500
49     nsamples = 1024
50     ampl = 2
51     offs = 1
52     phase = 1
53     # delta = [offset, ampl, freq, phase] mV
54     delta = [0.05, 0.05, 0.05, 0.05]
55     # create a waveform
56     wf_out = self.TB.generateWaveform(sample_rate, nsamples, "sine", ampl, offs, phase)
57     # on a rising edge of pfil line generate wf on aol
58     self.TB.analogOutputOnTriggerWF(1, sample_rate, "pfil")
59     # on a rising edge of pfil line acquire wf on ai0
60     self.SUT.analogInputOnTrigger(0, sample_rate, nsamples, "pfil")
61     # trigger pfil
62     self.TB.digitalOutput(0,1)
63     # get waveform from SUT
64     data = self.SUT.getAcquiredWaveform()
65     # compare the results
66     self.assertAlmostEqualSine(sample_rate, nsamples, ampl, offs, phase, wf_out, data, delta)
67
```





This project has received funding from the European Union's Seventh Framework Programme for research, technological development and demonstration under grant agreement no 289485.

THANK YOU!

Pavel Maslov

COSYLAB

Tel.: +386 406 32 571

Web: www.cosylab.com

Your **TRUSTED** Control System Partner

